The most difficult problem for designers of high-performance, real-time digital signal processing systems is simply moving data within the system. Invariably, the problem is caused by data throughput limitations.

Many traditional methods of handling I/O tasks are no longer viable because they can’t keep up with the speeds of new DSP and RISC processors. To improve system efficiencies, several new techniques to support fast data movement throughout the system have been created. Direct connections using private, high-speed data paths like those provided by mezzanines, front panel serial and parallel interfaces, and backplane fabrics can eliminate or significantly reduce data flow bottlenecks and arbitration for shared resources.

New Processor I/O Demands

The ability to take maximum advantage of the newest RISC and DSP processors in high-performance, open-architecture embedded systems depends entirely on how well connected they are to each other and to system I/O devices.

During the last few years, the industry has witnessed the introduction of several fast DSP and RISC processors with impressive benchmarks for popular algorithms and sophisticated hardware engines for caching, moving data, and addressing. These processors also support external data bus speeds that outstrip virtually every backplane available.

To better understand the scope of supporting these new DSP and RISC devices, Figure 1 shows a few metrics for data transfer speeds. As an example, the Texas Instruments TMS320C6203 DSP executes eight 32-bit instructions in parallel within a 3.33 nsec instruction cycle time, yielding 2400 MIPS operation. An on-chip multiple-path ALU and four-channel DMA controller are coupled to support extremely high-speed I/O peripherals. With dual 32-bit parallel data buses, it can move data to I/O devices at a combined speed of 1800 MB/sec!

For these processors, the speed of the computing engine may no longer be the critical path in the real-time equation. Instead, some of these recent gains in computational power can be quickly sacrificed due to bottlenecks in moving data to and from peripheral devices.

Mezzanine Buses

Mezzanine buses offer alternative parallel data paths to the common backplane in bus systems and can dramatically help improve real-time performance in several ways. First, mezzanine buses can provide a direct dedicated data path between system peripherals and the processor, so that data transfers can be guaranteed to meet real-time demands. Second, the data transfers on the backplane bus are reduced, making this bus more available for other traffic. And finally, since there can be multiple mezzanine buses within a system, the aggregate data transfer rates can be increased quite dramatically and in a modular manner.

A few popular, high-speed mezzanines include PMC (PCI Mezzanine Card) and VIM (Velocity Interface Mezzanine). Figure 2 provides data transfer speeds for some mezzanine standards.

<table>
<thead>
<tr>
<th>PROCESSOR</th>
<th>21160</th>
<th>C6701</th>
<th>C6201</th>
<th>C6203</th>
<th>MPC7400</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of Buses</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>Address Bus Width</td>
<td>32</td>
<td>24</td>
<td>24</td>
<td>24</td>
<td>32</td>
</tr>
<tr>
<td>Data Bus Width</td>
<td>64</td>
<td>32</td>
<td>32</td>
<td>32+32</td>
<td>64</td>
</tr>
<tr>
<td>Bus Cycle Time</td>
<td>15 nsec (66 MHz)</td>
<td>6 nsec (167 MHz)</td>
<td>5 nsec (200 MHz)</td>
<td>3.3 nsec (300 MHz)</td>
<td>7.5 nsec (133 MHz)</td>
</tr>
<tr>
<td>Bus I/O Rate (MB/sec)</td>
<td>528</td>
<td>667</td>
<td>800</td>
<td>1800</td>
<td>1067</td>
</tr>
</tbody>
</table>

Figure 1. Data Transfer Speeds for New DSP and RISC Processors
Leading the performance race, the VIM mezzanine specification was developed to meet the needs of new high-speed processors like the Texas Instruments C6000 and the Motorola PowerPC. The VIM specification developed by Pentek, provides a dedicated 400 MB/sec data channel to each of four processors on a quad processor 6U VMEbus or CompactPCI board. Four 160-pin processor node connectors allow peripherals to deliver data directly to the private resources of each processor and include three types of electrical interface: high-speed parallel data, serial data, and control and status.

Some VIM module functions currently available include digital receivers and transmitters, high-speed A/D converters, and FPDP and RACEway interfaces. VIM modules can also be custom-designed using the design specification available free of charge from Pentek. In all configurations, custom or off-the-shelf, the processor board and attached VIM modules occupy the same single VMEbus slot. The obvious benefits are flexibility, higher density, lower cost and much faster I/O paths.

**Front Panel I/O**

As an alternative to using backplanes and mezzanines, several front panel data interconnect schemes have evolved which serve to reduce backplane traffic by sending data between boards using high-speed parallel and serial links. These include Front Panel Data Port (FPDP) and front-panel serial ribbon cables.

FPDP, an ANSI standard, provides a 32-bit parallel front panel bus between two or more VME boards. It is unidirectional, synchronous bus providing well-defined data transfer speeds and delivers data at either 80 MB/sec or 160 MB/sec. Now in use by dozens of manufacturers, FPDP has proven itself as a simple, fast and inexpensive means for moving high-speed data between system components. A new version of FPDP is now being proposed which delivers 400 MB/sec performance.

**Backplane I/O**

Front panel cable buses solve many types of interconnection problems for the system designer but suffer from the complication of having to fabricate, document, install and maintain cables of various types. For applications, where high availability is a significant issue, front panel connections of any type are undesirable.

A better solution for very high-speed I/O movement in applications is RACEway, created by Mercury Computer. RACEway is a backplane interconnection fabric that allows multiple boards to send and receive data simultaneously at rates far exceeding the basic VMEbus specification.

RACEway uses a separate overlay printed circuit board assembly which is attached to the VMEbus backplane, using mating sockets that engage the 64 user defined tail pins on the P2 connectors. It joins as few as two and as many as twenty VME slots. Each RACEway path operates synchronously at a clock rate of 40 MHz providing a data transfer rate of 160 MB/sec. Just now becoming available is the RACE++ technology which operates at a clock speed of 66.66 MHz and delivers 267 MB/sec transfers.

<table>
<thead>
<tr>
<th>MEZANINE</th>
<th>IND. PACK</th>
<th>MIX</th>
<th>PMC</th>
<th>VIM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Bus Width (bits)</td>
<td>16</td>
<td>32</td>
<td>32/64</td>
<td>32</td>
</tr>
<tr>
<td>Bus Cycle Time (nsec)</td>
<td>250</td>
<td>100</td>
<td>30</td>
<td>10</td>
</tr>
<tr>
<td>Bus Cycle Rate (MHz)</td>
<td>4</td>
<td>10</td>
<td>33</td>
<td>100</td>
</tr>
<tr>
<td>I/O Bandwidth (MB/sec)</td>
<td>8</td>
<td>40</td>
<td>132/264</td>
<td>400</td>
</tr>
<tr>
<td>Buses per VME Slot</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>I/O Bandwidth per Slot (MB/sec)</td>
<td>32</td>
<td>40</td>
<td>132/264</td>
<td>1600</td>
</tr>
</tbody>
</table>

**Figure 2. Data Transfer Speeds for Mezzanines**

**Figure 3. Quad 'C6201 DSP with VIM Mezzanines for A/D and RACEway**
Pentek’s System Configuration Services (SCS)

Responding to customer requests to deliver system components already installed and configured within the card cage, Pentek has formed a separate engineering group to provide System Configuration Services (SCS) at very reasonable prices. The services are based on a fixed fee which is quoted in advance and can be included in the purchase order for the boards that form your system.

What does SCS Provide?

SCS provides a tested system, configured to your needs, all ready for application development. Depending on your system requirements, SCS may include some or all of the following services:

- Installation of the purchased hardware into a VMEbus enclosure
- Design, build and test of custom interconnecting cables
- Installation and test of Pentek software, including ReadyFlow and SwiftNet
- Installation and test of third-party software purchased through Pentek
- Functional test of the entire system

Pentek’s ReadyFlow Board Support Libraries allow high-level programming to speed development tasks.

Putting it All Together

With these high-speed interfaces available to meet the needs of the new generation of DSP and RISC chips, we will now show how they can be implemented on a multiprocessor board. As shown in Figure 3, a very high-performance data acquisition and signal processing system can be built using the VIM mezzanine and RACEway interfaces.

The Quad ‘C6201 DSP processor board is equipped with two VIM mezzanine modules. The dual 65-MHz A/D VIM module features two channels of 65 MHz 12-bit A/D conversion delivering two parallel data streams of 130 MB/sec each into two processor nodes. Using dedicated interprocessor FIFOs, pre-processed data is transferred across two processor nodes for final processing. Finally, packets of processed data are sent through the VIM mezzanine RACEway interface for delivery to a RACEway target via the 160 MB/sec RACEway backplane. Each of these data transfers takes place using no shared resources, completely eliminating data flow conflicts normally found in more traditional architectures.
32-Channel Digital Receiver VIM-4 Module
Unit Also Includes Quad A/D and FPGAs for Signal Preprocessing

Model 6230

Intended for Pentek’s VIM-compatible processor boards, Model 6230 is a VIM-4 module that includes four A/D converters, a 4-input 32-channel narrowband digital receiver, and two FPGAs (field programmable gate arrays) for signal preprocessing tasks, such as formatting and data packing.

Front End

Model 6230 accepts four analog RF inputs on front panel SMA connectors in the range of DC to 90 MHz to support direct IF undersampling. Each input is amplified and then, optionally, lowpass filtered to avoid aliasing of baseband signals.

The four inputs are then digitized by an AD6644 14-bit A/D converter, which is currently capable of operating at sample rates up to 65 MHz (80 MHz devices are in development). The A/D converter clock can be driven from an internal 64 MHz crystal oscillator or from an external clock supplied through a front panel SMA connector.

Digital Receivers

The 6230 includes eight Graychip GC4016 quad narrowband digital receiver chips. The maximum input sampling rate for the GC4016 is 80 MHz. Each device includes four independently tuned receiver channels capable of center frequency tuning from DC to 32 MHz, and with output bandwidths ranging from 3.2 kHz to 1.6 MHz (for 64 MHz sample clock).

The GC4016 accepts four 14-bit parallel inputs from the four A/D converters. A crossbar switch inside each GC4016 allows all 32 receiver channels on the board to select any of the four A/D inputs for flexible switching.

Synchronization

Front panel clock and sync buses allow one 6230 to act as a master, driving the sample clock out to a front panel cable bus using LVDS (low-voltage differential signaling). Multiple slaves can then be synchronized with the master.

Additional sync lines on the bus allow synchronization of the local oscillator phase, frequency switching, decimating filter phase, and FIFO data collection on multiple 6230’s.

FPGA

The 32 receiver outputs are delivered to two Xilinx Virtex-E FPGAs.