

General Information

Pentek's Navigator Design Suite includes the Navigator FDK (FPGA Design Kit) for integrating custom IP into the Pentek factory-shipped design and the Navigator BSP (Board Support Package) for creating host applications. The Navigator Design Suite takes a new approach to solving FPGA IP and control software connectivity.

Most modern FPGA-processing applications require development of specialized FPGA IP to run on the hardware, *and* software to control the FPGA hardware from a host computer.

Even when "turnkey" solutions are delivered with complete FPGA IP and software libraries, as developers add their own custom-processing IP, new software needs to be created to control the custom IP functions.

Problems often arise when the IP and software development tools treat application development as two separate tasks. Changes to FPGA IP and control software can quickly get out of sync, complicating new application development or even breaking the formally functioning turnkey components.

The Navigator Design Suite was designed from the ground up to work with Pentek's Jade™ architecture and provide a better solution to the complex task of IP and software creation.

Navigator FDK (FPGA Design Kit)

As FPGAs become larger and IP more complex, the need for IP design tools to manage this growing complexity has never been greater.

The Xilinx Vivado Design Suite includes IP Integrator, the industry's first plug-and-play IP integration design environment. Built around a graphical block diagram interface, IP Integrator allows IP developers to leverage existing IP by importing it into their block diagram design. Pentek's Navigator FPGA Design Kit (FDK), was designed with this exact purpose.

Each Navigator FDK provides the complete IP for a specific Jade data acquisition and processing board. When the design is opened in Vivado's IP Integrator, the developer can access every component of the Pentek design, replacing or modifying blocks as needed for the application. All blocks use industry standard AXI4 interfaces providing a well-defined format for custom IP to connect to the rest of the design. Each Navigator/Jade design includes User Blocks in the data-flow path, ideal for inserting custom processing IP.

The Navigator FDK includes complete documentation, test benches and full VHDL source for developers who desire complete access to the IP. In addition to the IP specific to the supported Jade board, Navigator also includes processing blocks for some of the most commonly used algorithms. ►

NAVIGATOR
Design Suite



JADE

VIVADO



As a Certified Member of Xilinx's Alliance program, Pentek has passed a comprehensive 320-point review of its technical, business, quality, and support processes and has committed engineers who completed the same rigorous training used by Xilinx Field Application Engineers worldwide.


Pentek continues to demonstrate years of expertise with Xilinx devices and implementation techniques that consistently deliver high-quality products and services utilizing the Xilinx programmable platforms.



The Model 78861 is a member of the Jade™ family of high-performance XMC modules. The Jade architecture embodies a new streamlined approach to FPGA-based boards, simplifying the design to reduce power and cost, while still providing some of the highest-performance FPGA resources available today.

Designed to work with Pentek's new Navigator™ Design Suite of tools, the combination of Jade and Navigator offers users an efficient path to developing and deploying FPGA-based data acquisition and processing.

This XMC board is also available in other formats such as 3U and 6U VPX, PCIe, 3U and 6U cPCI, and AMC.



As shown in the above screen shot, Navigator IP blocks work directly in Xilinx Vivado.

Name	AXI4	Status	License	VLNV
User Repository (e:/px_ip)				
PentekIP				
openhmc_ctr_v0_01	AXI4-Stream	Pre-Production Included	pentek.com...	
px_axil_csr32_v0_01	AXI4	Pre-Production Included	pentek.com...	
px_ads5485intrfc_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_axil2cdc_v0_01	AXI4	Pre-Production Included	pentek.com...	
px_axil2hmc_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_axil_addr_sub_v0_01	AXI4	Pre-Production Included	pentek.com...	
px_axil_bram_ctr_v0_01	AXI4	Pre-Production Included	pentek.com...	
px_axil_byteswap_v0_01	AXI4	Pre-Production Included	pentek.com...	
px_axil_csr_v0_01	AXI4	Pre-Production Included	pentek.com...	
px_axil_j2c_mstr_v0_01	AXI4	Pre-Production Included	pentek.com...	
px_axil_nativefifo_ctr_v0_01	AXI4	Pre-Production Included	pentek.com...	
px_axis_pdt2ppkt_1_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_axis_pdt_adv_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_axis_pdt_mrg_v0_01	AXI4-Stream	Pre-Production Included	pentek.com...	
px_axis_pdt_split_v0_01	AXI4-Stream	Pre-Production Included	pentek.com...	
px_axis_pwr_meter_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_axis_round_v0_01	AXI4-Stream	Pre-Production Included	pentek.com...	
px_axis_thresh_det_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_axis_tieoff_v0_01	AXI4-Stream	Pre-Production Included	pentek.com...	
px_axis_traffic_meter_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_axispdti_4mux_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_axispdti_8mux_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_brd_info_regs_v0_01	AXI4	Pre-Production Included	pentek.com...	
px_cdc_clk_intrfc_v0_01	AXI4	Pre-Production Included	pentek.com...	
px_consthex32_v0_01		Pre-Production Included	pentek.com...	
px_dma_hmc2pcie_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_dma_pcie2hmc_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_dma_ppkt2hmc_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_dma_ppkt2pcie_v0_01	AXI4, AXI4-Stream	Pre-Production Included	pentek.com...	
px_oate_express_v0_01		Pre-Production Included	pentek.com...	

This screen shot shows Navigator IP blocks which are selectable from a pull-down menu.


Navigator BSP (Board Support Package)

The companion product to the Navigator FDK is the Pentek Navigator Board Support Package (BSP). While Navigator FDK provides a streamlined path for creating or modifying new IP for the Pentek hardware, the Navigator BSP enables complete operational control of the hardware and all IP functions in the FPGA.

Similar to the FDK, the BSP allows software developers to work at a higher level, abstracting many of the details of the hardware through an intuitive API. The API allows developers to focus on the task of creating the application by letting the API, the hardware and IP-control libraries below it to handle many of the board-specific functions. Developers who want full access to the entire BSP library, enjoy complete C-language source code as well as full documentation.

New applications can be developed on their own or by building on one of the included example programs. All Jade boards are shipped with a full suite of build-in functions allowing operation without the need for any custom IP development. Many users find these functions ideal for addressing their application requirements.

The Navigator BSP includes the Signal Analyzer, a full-featured analysis tool, that displays data in time and frequency domains. Built-in measurement functions display 2nd and 3rd harmonics, THD (total harmonic distortion), and SINAD (signal to noise and distortion). Interactive cursors allow users to mark data points and instantly calculate amplitude and frequency of displayed signals. With the Signal Analyzer users can install the Pentek hardware and Navigator BSP and start viewing analog signals immediately. ►




Navigator BSP Signal Analyzer

Optimize BSP and IP Development


For users who need to develop applications that include custom IP, the combination and compatibility of Navigator FDK and Navigator BSP streamline development.

When new IP is introduced into the design, it has the potential of changing how the hardware looks to the host, possibly breaking the software. Navigator FDK and BSP were designed together to closely match the FPGA IP blocks and the BSP functions that control them. As developers modify IP they can easily find the corresponding BSP functions and modify them in parallel.

Navigator FDK uses AXI4 for all IP block interfaces. When developers create their own IP blocks using AXI4, they are immediately compatible with the Pentek-supplied IP. Following the Navigator BSP style guide, users can similarly create BSP modules for compatibility with the Navigator BSP library.



Optimized BSP and IP Development



Optimized BSP and IP Development

Ordering Information

Model	Description
4811	Navigator FDK (FPGA Design Kit)
4814	Navigator BSP (Board Support Package) for Linux
4815	Navigator BSP (Board Support Package) for Windows