



Model 7741D



**Features**

- Complete software radio interface solution
- PCI Express 2.0 (Gen. 2) Interface up to x16 wide
- Two or four 125 MHz 14-bit A/Ds, and two or four 500 MHz 16-bit D/As
- Up to eight digital downconverters and two digital upconverters
- Up to 1 GB of DDR SDRAM
- Up to 2.56 seconds of delay or data capture at 100 MHz
- Dual timing buses for independent input and output clock rates
- LVDS clock/sync bus for multi-module synchronization

**General Information**

Model 7741 is a software radio transceiver suitable for connection to HF or IF ports of a communications system. It is available with either two A/D and two D/A converters (Model 7741) or four A/D and four D/A converters (Model 7741D), and is capable of bandwidths to 50 MHz and above. It attaches directly to motherboards with full length PCI Express (PCIe) interface slots for installation in various PCs, blade servers and computer systems.

**A/D Converter Stage**

The front end accepts two or four full scale analog HF or IF inputs on front panel MMCX connectors at +10 dBm into 50 ohms with transformer coupling for the LTC2255 14-bit 125 MHz A/Ds.

The digital outputs are delivered into the Virtex-II Pro FPGA for signal processing or for routing to other module resources.

**Digital Downconverter Stage**

The 7741 features one or two TI/Graychip GC4016 quad digital downconverters, each accepting either four 14-bit or three 16-bit digital inputs from the FPGA, which determines the source of GC4016 input data. These sources include the A/Ds, FPGA signal processing engines, SDRAM delay memory and data sources on the PCI bus.

Each GC4016 channel may be set for independent tuning frequency and bandwidth. For an A/D sample clock frequency of 100 MHz, the output bandwidth for each

channel ranges from 5 kHz up to 2.5 MHz. By combining channels, output bandwidth of up to 5 or 10 MHz can be achieved.

**Digital Upconverter Stage**

A TI DAC5686 digital upconverter and dual D/A is attached to each FPGA, accepting baseband real or complex data streams with signal bandwidths up to 40 MHz.


When operating as an upconverter, it interpolates and translates real or complex baseband input signals to any IF center frequency between DC and 160 MHz. It delivers real or quadrature (I+Q) analog outputs through two 320 MHz 16-bit D/A converters to two front panel MMCX connectors at +4 dBm into 50 ohms.

If translation is disabled, the DAC5686 acts as a two-channel interpolating 16-bit D/A with output sampling rates up to 500 MHz.

**Virtex-II Pro FPGAs**

One or two Xilinx XC2VP50 Virtex-II Pro FPGAs serve as control and status engines with data and programming interfaces to each of the on-board resources including the A/D converters, digital downconverter, digital upconverter and D/A converters.

Factory installed FPGA functions include data multiplexing, channel selection, data packing, gating, triggering and SDRAM memory control. Option -104 adds up to 64 pairs of LVDS connections to each Virtex-II Pro FPGA for custom I/O. Option -5xx adds up to four full duplex 4X gigabit serial paths on high-speed connectors, supporting PCIe or other gigabit protocols. ▶



Model 7741D

### ► Clocking and Synchronization

Two independent internal timing buses per FPGA can provide either a single clock or two different clock rates for the corresponding input and output signals.

Each timing bus includes a clock, sync, and gate or trigger signal. Signals from either Timing Bus can be selected as the timing source for the associated A/Ds, down-converter, upconverter and D/As. Two external reference clocks or two internal clocks may be used for each timing bus.

One or two front panel 26-pin LVDS Clock/Sync connectors allow multiple modules to be synchronized. In the slave mode, each accepts differential LVDS inputs that drive the clock, sync and gate signals for the two internal timing buses.

In the master mode, the LVDS bus can drive one or both sets of timing signals from the two internal timing buses for synchronizing multiple modules.

Up to seven slave 7741's can be driven from each LVDS bus master, supporting synchronous sampling and sync functions across all connected boards.

### Memory Resources

Three independent banks of SDRAM are available to each FPGA (to 1 GB max.). Built-in memory functions include an A/D data transient capture mode with pre- and post-triggering; a D/A waveform generator mode; and an A/D data delay mode for applications such as tracking receivers.

The SDRAMs are also available as a resource for the two PowerPC processor cores within each FPGA. A 16 MB FLASH memory supports booting and program store for these processors.

### PCI Express Interface

The 7741 includes a multiple port, 48-lane Gen 2 PCIe switch with integrated SerDes. The switch provides x16 wide connection to the PCIe interface, allowing high-speed data transfers to and from the motherboard. Switch ports each include buffer memory to minimize bottlenecks, with two x4 PCIe connections provided to each FPGA, as well as one x4 connection to each 64-bit PCI interface.

### Specifications

#### Analog Signal Inputs

**Input Type:** Transformer-coupled, front panel female MMCX connectors

**Transformer Type:** Coil Craft WBC1-1TLB

**Full Scale Input:** +10 dBm into 50 ohms  
**3 dB Passband:** 250 kHz to 300 MHz

#### A/D Converters

**Type:** Linear Technology LTC2255

**Sampling Rate:** 1 MHz to 125 MHz

**Internal Clock:** Crystal osc. (2 per A/D)

**External Clock:** 1 to 125 MHz

**Resolution:** 14 bits

#### Digital Downconverter

**Type:** TI/Graychip GC4016

**Decimation:** 32 to 16,384; with channel combining mode: 8 or 16

**Data Source:** A/D, FPGA, or PCI interface

**Control Source:** FPGA or PCI interface

**Output:** Parallel complex data

**Receiver Bypass Mode:** Data from the A/Ds can be written directly into the FPGAs at a rate equal to the A/D clock decimated by any integer between 1 and 4096

#### Front Panel Analog Signal Outputs

**Output Type:** Transformer-coupled, front panel female MMCX connectors

**Full Scale Output:** +4 dBm into 50 ohms

**Option -002:** -2 dBm into 50 ohms

**3 dB Passband:** 60 kHz to 300 MHz

**Option -002:** 400 kHz to 800 MHz

#### Digital Upconverter

**Type:** TI DAC5686

**Input Bandwidth:** 40 MHz, max.

**Output IF:** DC to 160 MHz

**Output Signal:** Analog, real or quadrature

**Sampling Rate:** 320 MHz, max; 500 MHz max. with upconversion disabled

**Resolution:** 16 bits

**Clock Sources:** Selectable from onboard crystal oscillators, external or LVDS clocks

#### External Clocks

**Type:** Female MMCX connector, sine wave, 0 to +10 dBm, AC-coupled, 50 ohm

**Sync/Gate Bus:** 26-pin connector, dual clock/sync/gate input/output LVDS buses; one sync/gate input TTL signal

#### Field Programmable Gate Array

**Type:** Xilinx Virtex-II Pro

**Option -050:** XC2VP50

**Option -104:** 64 lines per FPGA

#### Memory

**DDR SDRAM:** 512 MB in three banks per FPGA (maximum 1 GB)

**FLASH:** One bank of 16 MB per FPGA (maximum 32 MB)

#### PCI to PCIe Interface

**PCI Bus:** 64-bit, 66 MHz

**DMA:** 9 channel demand-mode and chaining controller per PCI bus

**PCIe Interface:** Gen. 2, x16 width

**PCIe Ports:** two x4 ports per FPGA

one x4 port per PCI bus

one x16 port to PCIe motherboard

#### Environmental (Commercial version)

**Operating Temp:** 0° to 50° C

**Storage Temp:** -20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond.

**Size:** Full-length PCIe, 4.38 in. x 12.3 in.

### Ordering Information


Model	Description
7741	Dual Multiband Transceiver with FPGA - Full-length x16 PCIe
7741D	Quad Multiband Transceiver with FPGA - Full-length x16 PCIe

#### Options:

-002	Full-scale output: -2 dBm into 50 ohms; 3 dB passband: 400 kHz to 800 MHz
-050	XC2VP50 Virtex-II Pro FPGA (one for Model 7741, two for 7741D)
-100	All oscillators 100 MHz
-101	TI DAC5687 replaces the TI DAC5686
-104	FPGA I/O through GPIO connector(s)
-125	125 MHz Bus A/C and 100 MHz Bus B/D internal oscillators
-420	Dual wideband DDC and digital interpolation filter cores, factory-installed in one FPGA (Model 7741) or two FPGAs (7741D)
-430	256-channel narrowband DDC core, factory-installed in one FPGA (Model 7741) or two FPGAs (7741D)
-5xx	Gigabit Serial I/O - two full duplex 4X paths (Model 7741) or four full duplex 4X paths (7741D)


A/D Performance

Spurious Free Dynamic Range




$f_{in} = 70 \text{ MHz}, f_s = 100 \text{ MHz}$

Spurious Pick-up




$f_s = 100 \text{ MHz}, 32k \text{ point FFT}, 8 \text{ averages}$

Input Frequency Response




$f_s = 100 \text{ MHz}$

Two-Tone SFDR




$f_1 = 29.5 \text{ MHz}, f_2 = 30.5 \text{ MHz}, f_s = 100 \text{ MHz}$

Crosstalk



$f_{in \text{ Ch2}} = 69 \text{ MHz}, f_s = 100 \text{ MHz}, \text{ Ch 1 shown}$


Phase Noise



$f_{in} = 69 \text{ MHz}, f_s = 100 \text{ MHz}$   
Phase Noise @ 100 kHz =  $-102 - 10 \cdot \log(610) = -129.8 \text{ dB/Hz}$

D/A Performance

Two-Tone Intermodulation Distortion



$f_1 = 69.5 \text{ MHz}$ ,  $f_2 = 70.5 \text{ MHz}$ ,  $f_s = 100 \text{ MHz}$