

## Models 72821 73821 and 74821

## 3- or 6-Channel 200 MHz A/D, DDCs, DUC, 2- or 4-Channel 800 MHz D/A, 1 or 2 Kintex UltraScale FPGAs - cPCI



Model 74821 Model 73821



### General Information

Models 72821, 73821 and 74821 are members of the Jade™ family of high-performance CompactPCI boards. The Jade architecture embodies a new streamlined approach to FPGA-based boards, simplifying the design to reduce power and cost, while still providing some of the highest-performance FPGA resources available today. Designed to work with Pentek's new Navigator™ Design Suite of tools, the combination of Jade and Navigator offers users an efficient path to developing and deploying FPGA-based data acquisition and processing.

These models consist of one or two Model 71821 XMC modules mounted on a cPCI carrier board. Model 72821 is a 6U cPCI board while the Model 73821 is a 3U cPCI board; both are equipped with one Model 71821 XMC. Model 74821 is a 6U cPCI board with two XMC modules rather than one.

They include three or six A/Ds, complete multiboard clock and sync sections, large DDR4 memory, three or six DDCs, one or two DUCs and two or four D/As. In addition to supporting PCI-X as a native interface, these models include optional high-bandwidth connections to the Kintex UltraScale FPGAs for custom digital I/O.

### The Jade Architecture

Evolved from the proven designs of the Pentek Cobalt and Onyx families, Jade raises the processing performance with the new flagship family of Kintex UltraScale FPGAs from Xilinx. As the central feature of the board architecture, the FPGA has access to

all data and control paths, enabling factory-installed functions including data multiplexing, channel selection, data packing, gating, triggering and memory control. The Jade architecture organizes the FPGA as a container for data-processing applications where each function exists as an intellectual property (IP) module.

Each member of the Jade family is delivered with factory-installed applications ideally matched to the board's analog interfaces.

The factory-installed functions for these models include three or six A/D acquisition and one or two waveform playback IP modules for simplifying data capture and playback, and data transfer between the board and a host computer.


Additional IP includes: three or six powerful, programmable DDC IP cores; IP modules for DDR4 SDRAM memory; controllers for all data clocking and synchronization functions; test signal generators; programmable interpolators, and a PCI-X interface. These complete the factory-installed functions and enable these models to operate as complete turnkey solutions for many applications, thereby saving the cost and time of custom IP development.

### Extendable IP Design

For applications that require specialized functions, users can install their own custom IP for data processing. Pentek Navigator FPGA Design Kits include all of the factory-installed modules as documented source code. Developers can integrate their own IP with the Pentek factory-installed functions or use the Navigator kit to completely replace the Pentek IP with their own. ➤

### Features

- Complete radar and software radio interface solution
- Supports Xilinx Kintex UltraScale FPGAs
- Three or six 200 MHz 16-bit A/Ds
- Three or six multiband DDCs (digital downconverters)
- One or two DUCs (digital upconverters)
- Two or four 800 MHz 16-bit D/As
- 5 or 10 GB of DDR4 SDRAM
- Sample clock synchronization to an external system reference
- LVPECL clock/sync bus for multiboard synchronization
- Optional LVDS connections to the FPGA for custom I/O
- Ruggedized version available



### A/D Acquisition IP Modules

These models feature three or six A/D Acquisition IP Modules for easily capturing and moving data. Each module can receive data from three A/Ds, or the test signal generators.

Each acquisition module has a DMA engine for easily moving A/D data through the PCI-X interface.

These powerful linked-list DMA engines are capable of a unique Acquisition Gate Driven mode. In this mode, the length of a transfer performed by a link definition need not be known prior to data acquisition; rather, it is governed by the length of the acquisition gate. This is extremely useful in applications where an external gate drives acquisition and the exact length of that gate is not known or is likely to vary.

For each transfer, the DMA engine can automatically construct metadata packets containing A/D channel ID, a sample-accurate time stamp and data length information. These actions simplify the host processor's job of identifying and executing on the data.

widths for the board. Decimations can be programmed from 2 to 32,768 providing a wide range to satisfy most applications.

The decimating filter for each DDC accepts a unique set of user-supplied 16-bit coefficients. The 80% default filters deliver an output bandwidth of  $0.8 \cdot f_s / N$ , where N is the decimation setting. The rejection of adjacent-band components within the 80% output bandwidth is better than 100 dB. Each DDC delivers a complex output stream consisting of 24-bit I + 24-bit Q or 16-bit I + 16-bit Q samples at a rate of  $f_s / N$ .

### D/A Waveform Playback IP Module

The factory-installed functions in these models include one or two sophisticated D/A Waveform Playback IP modules. A linked-list controller allows users to easily play back to the D/As waveforms stored in either on-board memory or off-board host memory.

Parameters including length of waveform, delay from playback trigger, waveform repetition rate etc. can be programmed for each waveform.

Up to 64 individual link entries can be chained together to create complex waveforms with a minimum of programming.

### Xilinx Kintex UltraScale FPGA

Depending on the requirements of the processing task, the Kintex Ultrascale can be selected from a range of FPGAs spanning the KU035 through KU115.

The KU115 features 5520 DSP48E2 slices and is ideal for modulation/demodulation, encoding/decoding, encryption/decryption, and channelization of the signals between transmission and reception. For applications not requiring large DSP resources or logic, a lower-cost FPGA can be installed.

Option -104 provides 20 LVDS pairs between the FPGA and the J2 connector, Model 73821; J3 connector, Model 72821; J3 and J5 connectors, Model 74821.

### A/D Converter Stage


The front end accepts three or six analog HF or IF inputs on front panel SSMC connectors with transformer-coupling into three or six Texas Instruments ADS5485 200 MHz, 16-bit A/D converters.

The digital outputs are delivered into the Kintex FPGA for signal processing, data capture and for routing to other board resources. ➤

### DDC IP Cores

Within each A/D Acquisition IP Module is a powerful DDC IP core. Because of the flexible input routing of the A/D Acquisition IP Modules, many different configurations can be achieved including one A/D driving three DDCs or each of the three A/Ds driving its own DDC.

Each DDC has an independent 32-bit tuning frequency setting that ranges from DC to  $f_s$ , where  $f_s$  is the A/D sampling frequency. Each DDC can have its own unique decimation setting, supporting as many as three different output band-



### ► Digital Upconverter and D/A Stage

A TI DAC5688 DUC (digital upconverter) and D/A accepts a baseband real or complex data stream from the FPGA and provides that input to the upconvert, interpolate and dual D/A stages.

When operating as a DUC, it interpolates and translates real or complex baseband input signals to any IF center frequency from DC to the sample rate. It delivers real or quadrature (I+Q) analog outputs to the 16-bit D/A converter. Analog output is through a pair of front panel SSMC connectors.

If translation is disabled, the DAC5688 acts as a dual interpolating 16-bit D/A with output sampling rates up to 800 MHz. In both modes the DAC5688 provides interpolation factors of 2x, 4x and 8x. In addition to the DAC5688, an FPGA-based interpolator core provides additional interpolation from 2x to 32,768x. The two interpolators can be combined to create a total range from 2x to 262,144x.

### Clocking and Synchronization

Two internal timing buses provide either a single clock or two different clock rates to the A/D and D/A signal paths.

Each timing bus includes a clock, sync and a gate or trigger signal. An on-board clock generator receives an external sample clock from the front panel SSMC connector. This clock can be used directly for either the A/D or D/A sections or can be divided by a built-in clock synthesizer circuit to provide

different A/D and D/A clocks. In an alternate mode, the sample clock can be sourced from an on-board programmable VCXO (Voltage-Controlled Crystal Oscillator). In this mode, the front panel SSMC connector can be used to provide a 10 MHz reference clock for synchronizing the internal oscillator.

A front panel 26-pin LVPECL Clock/Sync connector allows multiple boards to be synchronized. In the slave mode, it accepts LVPECL inputs that drive the clock, sync and gate signals. In the master mode, the LVPECL bus can drive the timing signals for synchronizing multiple boards.

Multiple boards can be driven from the LVPECL bus master, supporting synchronous sampling and sync functions across all connected boards.

### Memory Resources

The architecture of these models supports 5 or 10 GB banks of DDR4 SDRAM memory. User-installed IP along with the Pentek-supplied DDR4 controller core within the FPGA can take advantage of the memory for custom applications.

### PCI-X Interface

These models include an industry-standard interface fully compliant with PCI-X bus specifications. The interface includes multiple DMA controllers for efficient transfers to and from the board. Data widths of 32 or 64 bits and data rates of 33 and 66 MHz are supported. Model 73821: 32 bits only. ►



► Specifications

**Model 72821 or Model 73821:** 3 A/Ds,  
1 DUC, 2 D/As

**Model 74721:** 6 A/Ds, 2 DUCs, 4 D/As

**Front Panel Analog Signal Inputs (3 or 6)**

**Input Type:** Transformer-coupled, front  
panel female SSMC connectors

**Transformer Type:** Coil Craft  
WBC4-6TLB

**Full Scale Input:** +5 dBm into 50 ohms

**3 dB Passband:** 300 kHz to 700 MHz

**A/D Converters (3 or 6)**

**Type:** Texas Instruments ADS5485

**Sampling Rate:** 10 MHz to 200 MHz

**Resolution:** 16 bits

**Digital Downconverters (3 or 6)**

**Decimation Range:** 2x to 32,768x in  
three stages of 2x to 32x

**LO Tuning Freq. Resolution:** 32 bits,  
0 to  $f_s$

**LO SFDR:** >120 dB

**Phase Offset Resolution:** 32 bits,  
0 to 360 degrees

**FIR Filter:** 16-bit coefficients, 24-bit output,  
with user programmable coefficients

**Default Filter Set:** 80% bandwidth, <0.3  
dB passband ripple, >100 dB stopband  
attenuation

**D/A Converters (1 or 2)**

**Type:** Texas Instruments DAC5688

**Input Data Rate:** 250 MHz max.

**Output IF:** DC to 400 MHz max.

**Output Signal:** 2-channel real or

1-channel with frequency translation

**Output Sampling Rate:** 800 MHz max.

with 2x, 4x or 8x interpolation

**Resolution:** 16 bits

**Digital Interpolator Core (1 or 2)**

**Interpolation Range:** 2x to 32,768x in  
three stages of 2x to 32x

**Total Interpolation Range (D/A and inter-  
polator core combined):** 2x to 262,144x

**Front Panel Analog Signal Outputs (2 or 4)**

**Output:** Transformer-coupled, front  
panel female SSMC connectors

**Transformer:** Coil Craft WBC4-6TLB

**Full Scale Output:** +4 dBm into 50 ohms

**3 dB Passband:** 300 kHz to 700 MHz

**Sample Clock Sources: (1 or 2)**

On-board clock synthesizer generates  
two clocks: one A/D clock and one D/  
A clock

**Clock Synthesizer (1 or 2)**

**Clock Source:** Selectable from on-board  
programmable VCXO (10 to 810 MHz),  
front panel external clock or LVPECL  
timing bus

**Synchronization:** VCXO can be locked  
to an external 4 to 180 MHz PLL system  
reference, typically 10 MHz

**Clock Dividers:** External clock or VCXO  
can be divided by 1, 2, 4, 8, or 16, inde-  
pendently for the A/D clock and D/A  
clock

**External Clock (1 or 2)**

**Type:** Front panel female SSMC connector,  
sine wave, 0 to +10 dBm, AC-coupled,  
50 ohms, accepts 10 to 800 MHz divider  
input clock or PLL system reference

**Timing Bus: (1 or 2)**

26-pin connector LVPECL bus includes,  
clock/sync/gate/PPS inputs and out-  
puts; TTL signal for gate/trigger and  
sync/PPS inputs

**Field Programmable Gate Array (1 or 2)**

**Standard:** Xilinx Kintex UltraScale  
XCKU035-2

**Option -084:** Xilinx Kintex UltraScale  
XCKU060-2

**Option -087:** Xilinx Kintex UltraScale  
XCKU115-2

**Custom I/O**

**Option -104:** Provides 20 LVDS pairs  
between the FPGA and the J2 connector,  
Model 73821; J3 connector, Model 72821;  
J3 and J5 connectors, Model 74821

**Memory (1 or 2)**

**Type:** DDR4 SDRAM

**Size:** 5 GB

**Speed:** 1200 MHz (2400 MHz DDR)

**PCI-X Interface**

**PCI-X Bus:** 32 or 64 bits at 33 or 66 MHz  
Model 73821: 32 bits only

**Environmental**

**Standard: L0 (air cooled)**

**Operating Temp:** 0° to 50° C

**Storage Temp:** -20° to 90° C

**Relative Humidity:** 0 to 95%, non-  
condensing

**Option -702: L2 (air cooled)**

**Operating Temp:** -20° to 65° C

**Storage Temp:** -40° to 100° C

**Relative Humidity:** 0 to 95%, non-  
condensing

**Size:** 6U board 9.187 in x 6.717 in  
(233.3 mm x 170.6 mm)

3U board 3.937 in. x 6.717 in.

(100.00 mm x 170.61 mm)

Ordering Information

Model	Description
72821	3-Channel 200 MHz A/D with DDCs, DUC with 2-Channel 800 MHz D/A, and Kintex UltraScale FPGA - 6U VPX
73821	3-Channel 200 MHz A/D with DDCs, DUC with 2-Channel 800 MHz D/A, and Kintex UltraScale FPGA - 3U VPX
74821	6-Channel 200 MHz A/D with DDCs, DUC with 4-Channel 800 MHz D/A, and Kintex UltraScale FPGAs - 6U VPX


Options:

-084	XCKU060-2 FPGA
-087	XCKU115-2 FPGA
-104	LVDS FPGA I/O
-702	Air cooled, Level L2

Contact Pentek for complete  
specifications of rugged version


A/D Performance

Spurious Free Dynamic Range




$f_{in} = 70$  MHz,  $f_s = 200$  MHz, Internal Clock

Spurious Pick-up




$f_s = 200$  MHz, Internal Clock

Two-Tone SFDR




$f_1 = 30$  MHz,  $f_2 = 70$  MHz,  $f_s = 200$  MHz

Two-Tone SFDR




$f_1 = 69$  MHz,  $f_2 = 71$  MHz,  $f_s = 200$  MHz

Adjacent Channel Crosstalk




$f_{in Ch2} = 70$  MHz,  $f_s = 200$  MHz, Ch 1 shown

Input Frequency Response



$f_s = 200$  MHz, Internal Clock


Spurious Free Dynamic Range



$f_{out} = 70$  MHz,  $f_s = 200$  MHz, Internal Clock

D/A Performance

Spurious Free Dynamic Range



$f_{out} = 140$  MHz,  $f_s = 400$  MHz, External Clock