

New!

# Models 57791 & 58791

# 1 or 2 L-Band RF Tuners, 2-or 4-Channel 500 MHz A/D, Virtex-7 FPGAs - 6U VPX



Model 58791



### Features

- Accepts RF signals from 925 MHz to 2175 MHz
- One or two programmable LNAs handle L-Band input signal levels from -50 dBm to +10 dBm
- Programmable analog downconverters provide IF or I+Q baseband signals at frequencies up to 123 MHz
- Two or four 500 MHz 12-bit A/Ds digitize IF or I+Q signals synchronously; optional: 400 MHz 14-bit A/Ds
- Two or four FPGA-based multiband digital downconverters
- Xilinx Virtex-7 VX330T or VX690T FPGAs
- 4 or 8 GB of DDR3 SDRAM
- Sample clock synchronization to external system reference
- PCI Express (Gen. 1, 2, & 3) interface, up to x8
- Clock/sync bus for multiboard synchronization
- Optional user-configurable gigabit serial interface
- Optional LVDS connections to the Virtex-7 FPGA for custom I/O

### General Information

Models 57751 and 58751 are members of the Onyx® family of high-performance 6U VPX boards based on the Xilinx Virtex-7 FPGA. They consist of one or two Model 71751 XMC modules mounted on a 6U VPX carrier board.

Model 57791 is a 6U board with one Model 71791 module while the Model 58751 is a 6U board with two XMC modules rather than one.

They include one or two L-Band RF tuners, two or four A/Ds and four or eight banks of memory. In addition to supporting PCI Express Gen. 3 as a native interface, these models include general purpose and gigabit serial connectors for application-specific I/O.

### The Onyx Architecture

The Pentek Onyx Architecture features one or two Virtex-7 FPGAs. All of the board's data and control paths are accessible by the FPGA, to support factory-installed functions including data acquisition, control, channel selection, data packing, gating, triggering and memory control. The Onyx Architecture organizes the FPGA as a container for data processing applications where each function exists as an intellectual property (IP) module.

The factory-installed functions include two or four A/D acquisition IP modules, four or eight DDR3 memory controllers, two or four DDCs (digital downconverters), RF tuner controllers, one or two clock and synchronization generators, one or two test signal generators, and a Gen 3 PCIe interface.

These models can operate as complete turnkey solutions with no need to develop FPGA IP.

### Extendable IP Design

For applications that require specialized functions, users can install their own custom IP for control or data processing. Pentek GateFlow FPGA Design Kits include all of the factory-installed modules as documented source code. Developers can integrate their own IP with the Pentek factory-installed functions or use the GateFlow kit to completely replace the Pentek IP with their own.


### Xilinx Virtex-7 FPGA

The Virtex-7 FPGA site can be populated with one of two FPGAs to match the specific requirements of the processing task. Supported FPGAs are VX330T or VX690T. The VX690T features 3600 DSP48E1 slices and is ideal for modulation/demodulation, encoding/decoding, encryption/decryption, and channelization of the received signals.

For applications not requiring large DSP resources or logic, the lower-cost VX330T can be installed.

Option -104 provides 24 LVDS pairs between the FPGA and the VPX P3 connector, Model 57791; P3 and P5, Model 58791.

Option -105 supports serial protocols by providing a 4X gigabit link between the FPGA and VPX P2, Model 57791; or one 4X link from each FPGA to P2 and an additional 4X link between the FPGAs, Model 58751. ▶



**A/D Acquisition IP Modules**

These models feature two or four A/D Acquisition IP Modules for easily capturing and moving data. Each module can receive data from either of the two A/Ds or a test signal generator.

Each IP module has an associated memory bank for buffering data in FIFO mode or for storing data in transient capture mode. All memory banks are supported with DMA engines for easily moving A/D data through the PCIe interface.

These powerful linked-list DMA engines are capable of a unique Acquisition Gate Driven mode. In this mode, the length of a transfer automatically adapts to the length of the acquisition gate. This is extremely useful in applications where acquisition is driven by an external gate of unknown or variable length.

For each transfer, the DMA engine can automatically construct metadata packets containing A/D channel ID, a sample-accurate time stamp and data length information. These actions simplify the host processor's job of identifying and executing on the data.

**DDC IP Cores**

Within each A/D Acquisition IP Module is a powerful DDC IP core. Because of the flexible input routing of the A/D Acquisition IP modules, many different configurations can be achieved including one A/D driving both DDCs or each of the two A/Ds driving its own DDC.

Each DDC has an independent 32-bit tuning frequency setting that ranges from DC to  $f_s$ , where  $f_s$  is the A/D sampling frequency. Each DDC can have its own unique decimation setting, supporting two different output bandwidths. Decimations can be set from 2 to 131,072 to satisfy most applications.

The decimating filter for each DDC accepts a unique set of user-supplied 16-bit coefficients. The 80% default filters deliver an output bandwidth of  $0.8 \cdot f_s / N$ , where N is the decimation setting. The rejection of adjacent-band components within the 80% output bandwidth is better than 100 dB. Each DDC delivers a complex output stream consisting of 24-bit I + 24-bit Q or 16-bit I + 16-bit Q samples at a rate of  $f_s / N$ .

**RF Tuner Stage**


A front panel SSMC connector accepts L-Band signals between 925 MHz and 2175 MHz, typically from an L-Band antenna or an LNB (low noise block). The Maxim MAX2121 tuner directly converts these L-Band signals to IF or baseband using a broadband I/Q downconverter.

The device includes an RF variable-gain LNA, a PLL (phase-locked loop) synthesized local oscillator, quadrature (I+Q) down-converting mixers, output low pass filters, and variable-gain baseband amplifiers.

The fractional-N PLL synthesizer locks its VCO to one of three selectable frequency references: the timing generator output, an external reference input between 12 and 30 MHz, or an on-board crystal oscillator.

Together, the RF LNA and baseband amplifiers accommodate input signal levels from -50 dBm to +10 dBm. The integrated low pass filter has a 3 dB bandwidth of 123.75 MHz.

For best performance, the analog outputs of the MAX2121 should be used in the IF mode instead of the analog baseband I+Q mode. In this case, the IF signal is digitized by the A/D converter and then delivered to the DDC to produce perfectly balanced digital I+Q complex samples, 16 bits each. ▶



► In this case the IF signal frequency is chosen by setting an appropriate VCO tuning frequency, A/D sample clock frequency, and DDC decimation factor to achieve optimal flatness, anti-aliasing, SNR and SFDR performance, based on the Maxim 2121 datasheet specifications. All three of these parameters are programmable by the user.

### GateXpress for FPGA Configuration

The Onyx architecture includes GateXpress, a sophisticated FPGA-PCIe configuration manager for loading and re-loading the FPGA. At power up, GateXpress immediately presents a PCIe target for the host computer to discover, effectively giving the FPGA time to load from FLASH. This is especially important for larger FPGAs where the loading times can exceed the PCIe discovery window, typically 100 msec on most PCs.

The board's configuration FLASH can hold four FPGA images. Images can be factory-installed IP or custom IP created by the user, and programmed into the FLASH via JTAG using Xilinx iMPACT or through the board's PCIe interface. At power up the user can choose which image will load based on a hardware switch setting.

Once booted, GateXpress allows the user three options for dynamically reconfiguring the FPGA with a new IP image. The first is the option to load an alternate image from FLASH through software control. The user selects the desired image and issues a reload command.

The second option is for applications where the FPGA image must be loaded directly through the PCIe interface. This is important in security situations where there can be no latent user image left in nonvolatile memory when power is removed. In applications where the FPGA IP may need to change many times during the course of a mission, images can be stored on the host computer and loaded through PCIe as needed.

The third option, typically used during development, allows the user to directly load the FPGA through JTAG using Xilinx iMPACT.

In all three FPGA loading scenarios, GateXpress handles the hardware negotiation simplifying and streamlining the loading task. In addition, GateXpress preserves the PCIe configuration space allowing dynamic FPGA reconfiguration without needing to reset the host computer to rediscover the board. After the reload, the host simply continues to see the board with the expected device ID.

### A/D Converters and DDCs

The analog tuner outputs are digitized by two or four Texas Inst. ADS5463 500 MHz 12-bit A/D converters. Another benefit of using the preferred IF analog output mode is that two or four independent A/D and DDC channels are now available for digitizing and downconverting signals with different center frequencies and bandwidths.

### A/D Clocking & Synchronization

One or two internal timing generators provide all timing, gating, triggering and synchronization functions required by the A/D converters. They also serve as optional sources for the L-Band tuner references.

The front panel SSMC clock input can be used directly as the A/D sample clock. In an alternate mode, the sample clock can be sourced from an on-board programmable VCXO (voltage-controlled crystal oscillator). In this mode, the front panel SSMC clock input connector accepts a 10 MHz reference signal for synchronizing the VCXO using a PLL.

The timing generator uses a front panel LVPECL 26-pin clock/sync connector for one clock, two sync, and two gate/trigger signals. In the slave mode, it accepts LVPECL inputs that drive the clock, sync and gate/trigger signals within the board. In the master mode, the LVPECL bus drives output timing signals to synchronize multiple slave boards, supporting synchronous sampling and sync functions across all connected boards.

### Memory Resources

The architecture of these models supports four or eight independent 1 GB DDR3 SDRAMs for transient capture and buffering data to PCIe.

The factory-installed A/D acquisition modules use memory banks 1 & 2. Banks 3 & 4 can be used to support custom user-installed IP within the FPGA.

### PCI Express Interface

Models 57791 and 58791 include an industry-standard interface fully compliant with PCI Express Gen. 1, 2 and 3 specifications. Supporting PCIe links up to x8, the interface includes multiple DMA controllers for efficient transfers to and from the board. ►

**Model 8264**

The Model 8264 is a fully-integrated development system for Pentek Cobalt and Onyx 6U VPX boards. It was created to save engineers and system integrators the time and expense associated with building and testing a development system that ensures optimum performance of Pentek boards.



**Ordering Information**

Model	Description
57791	L-Band RF Tuner with 2-Channel 500 MHz A/D with DDCs and Virtex-7 FPGA - 6U VPX
58791	Two L-Band RF Tuners with 4-Channel 500 MHz A/D with DDCs and two Virtex-7 FPGAs - 6U VPX
<b>Options:</b>	
-014	400 MHz, 14-bit A/Ds
-076	XC7VX690T-2 FPGA
-100	27 MHz crystal for MAX2121
-104	LVDS I/O between the FPGA and P3 connector, Model 57791; P3 and P5 connectors, Model 58791
-105	Gigabit link between the FPGA and P2 connector, Model 57791; gigabit links from each FPGA to P2 connector, Model 58791

*Contact Pentek for availability of rugged and conduction-cooled versions*

Model	Description
8264	VPX Development System. See 8264 Datasheet for Options

**► Specifications**

**Model 57791:** 1 L-Band Tuner, 2 A/Ds, 2 DDCs, 1 FPGA

**Model 58791:** 2 L-Band Tuners, 4 A/Ds, 4 DDCs, 2 FPGAs

**Front Panel Analog Signal Inputs (1 or 2)**

**Connector:** Front panel female SSMC

**Impedance:** 50 ohms

**L-Band Tuner (1 or 2)**

**Type:** Maxim MAX2121

**Input Frequency Range:** 925 MHz to 2175 MHz

**Monolithic VCO Phase Noise:**

-97 dBc/Hz at 10 kHz

**Fractional-N PLL Synthesizer:**

$f_{VCO} = (N.F.) \times f_{REF}$

where integer N = 19 to 251 and

fractional F is a 20-bit binary value

**PLL Reference ( $f_{REF}$ ):** Front panel

SSMC connector or on-board 27 MHz

crystal (Option -100), 12 to 30 MHz

**LNA Gain:** 60 dB range, controlled by a

programmable 12-bit D/A converter

**Usable Full-Scale Input Range:**

-50 dBm to +10 dBm

**Baseband Low Pass Filter:**

3 dB cutoff frequency: 123.75 MHz

**A/D Converters (2 or 4)**

**Type:** Texas Instruments ADS5463

**Sampling Rate:** 10 MHz to 500 MHz

**Resolution:** 12 bits

**Option -014:** 400 MHz, 14-bit A/Ds

**Sample Clock Sources (1 or 2)**

On-board timing generator/synthesizer

**A/D Clock Synthesizer (1 or 2)**

**Clock Source:** Selectable from on-board

programmable VCXO (10 to 810 MHz),

front panel external clock or LVPECL

timing bus

**Synchronization:** VCXO can be locked

to an external 4 to 180 MHz PLL system

reference, typically 10 MHz

**Clock Dividers:** External clock or VCXO

can be divided by 1, 2, 4, 8, or 16, for the

A/D clock

**Timing Generator External Clock Input (1 or 2)**

**Type:** Front panel female SSMC connector,

sine wave, 0 to +10 dBm,

AC-coupled, 50 ohms, accepts 10 to 200

MHz (up to 800 MHz when Timing Generator

divider is enabled) or PLL system

reference

**Timing Generator Bus (1 or 2)**

26-pin front panel connector LVPECL

bus includes, clock/sync/gate/PPS inputs

and outputs; TTL signal for gate/trigger

and sync/PPS inputs

**External Trigger Input (2 or 4)**

**Type:** Front panel female SSMC connector,

LVTTL

**Function:** Programmable functions

include: trigger, gate, sync and PPS

**Field Programmable Gate Array (1 or 2)**

**Standard:** Xilinx Virtex-7 XC7VX330T-2

**Optional:** Xilinx Virtex-7 XC7VX690T-2

**Custom I/O**

**Option -104:** Provides 24 LVDS pairs

between the FPGA and the VPX P3

connector, Model 57791; P3 and P5,

Model 58791

**Option -105:** Supports serial protocols

by providing a 4X gigabit link between

the FPGA and VPX P2, Model 57791; or

one 4X link from each FPGA to P2 and

an additional 4X link between the

FPGAs, Model 58791

**Memory Banks (4 or 8)**

**Type:** DDR3 SDRAM

**Size:** Four banks, 1 GB each

**Speed:** 800 MHz (1600 MHz DDR)

**PCI-Express Interface**

**PCI Express Bus:** Gen. 1, 2 or 3\*: x4 or x8

**Environmental**

**Operating Temp:** 0° to 50° C

**Storage Temp:** -20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond.

**Size:** 3.937 in. x 6.717 in. (100 mm x 170.6 mm)

\* Gen 3 requires a compatible backplane and SBC