Careers  |  Your Pentek  |  Product Selector Search:  
Pentek, Inc. Setting the Standard for Digital Signal Processing
Jade Xilinx UltraScale FPGA Family Cobalt Xilinx Virtex-6 FPGA Family Onyx Xilinx Virtex-7 FPGA Family Talon Recording Systems Flexor FMC Family
Left Green Menu Right Blue Menu

Pentek 30 Years

ISO 9001:2008 Certification

Blank Image
Blank Image
Home > What's New > Product Focus: Model 7190 Multifrequency Clock Synthesizer PMC Module

Fall 2009 Vol. 18, No. 2

Product Focus: Model 7190 Multifrequency Clock Synthesizer PMC Module


  • Simultaneous synthesis of up to five different clocks
  • Eight SMC clock outputs
  • Ideal for A/D and D/A converter clock sources with typical phase noise of –125 dBc/Hz @ 1 kHz offset
  • All clocks are phase-locked to input reference signal of 5 or 10 MHz
  • Four quad VCXOs allow selection from 16 different base frequencies
  • Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
  • Output clock frequencies between 50 and 500 MHz

General Information

Model 7190 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from an input reference signal using phase-locked oscillators.

Clock Synthesizer Circuits

The 7190 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 includes phaselocking circuitry that locks the frequency of its associated quad VCXO (Voltage Controlled Crystal Oscillator) to the input reference clock. This reference is a 5 or 10 MHz signal supplied to a front panel SMC connector. Each quad VCXO is programmed to generate one of four base frequencies.

Each CDC7005 generates five output signals. Each signal is independently programmable as a submultiple of the associated VCXO base frequency using divisors of 1, 2, 4, 8 or 16.

The five clock output signals from each of the four CDC7005s are joined into five clock buses. Each CDC7005 output can be independently enabled to drive each bus, thereby allowing any combination of output signals from the four CDC7005s.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock buses, as shown in the block diagram. This supports a single identical clock to all eight outputs or five different clocks to various outputs; numerous other combinations are possible.

PCI Interface

The Model 7190 uses an industry-standard 32 bit, 33/66 MHz PCI interface fully compatible with PCI bus specifications. The interface allows reading and writing of status and control signals for setup, operation and monitoring of the module.

Power Up Auto Configuration

The 7190 is equipped with a non-volatile memory. Once configured, the settings return to the saved configuration upon power up. Once a configuration is saved, the 7190 does not require PCI access; this is convenient for deployed applications that do not include a host computer.

For more information including options, such as frequencies of factory-installed VCXOs, and price quotation on the Model 7190, click here.

CONNECT ON SOCIAL:  Follow Us On Facebook Follow Us On LinkedIn Follow Us On Twitter Follow Us On Google+ Follow Us On YouTube

Pentek, Inc. • One Park Way, Upper Saddle River, NJ, 07458, USA • Tel: +1 (201) 818-5900 • Fax: +1 (201) 818-5904 • Map + Directions
Site Map • Copyright © 2016 Pentek, Inc. All Rights Reserved.