Few component technologies have evolved as rapidly in the last few years as FPGAs (field programmable gate arrays). In this highly competitive market, each new generation of devices delivers faster speeds, improved density, larger memory resources, and more flexible interfaces. Totally new resources, such as dedicated hardware multiplier blocks and complete processor cores, also appear.

Specifically, hardware multipliers have afforded FPGAs a strategic entry into DSP applications like software radio, where they are now challenging both ASICs and programmable DSPs. Initially competing for specialized architectures for digital receivers, the latest FPGAs can now outperform ASICs for the data processing demands of the new wideband communications standards. However, coaxing these new devices to handle higher sampling rates requires careful allocation and deployment of FPGA resources.

**Digital Receiver Basics**

Digital receivers, sometimes called digital downconverters or digital drop receivers, are the fundamental building block of the software radio industry. They revolutionized the communications industry soon after the first monolithic silicon devices were introduced at the beginning of the 1990s.

Digital receivers accept digitized samples of IF or RF signals typically derived from a radio antenna. They utilize digital signal processing techniques to translate a desired signal at a certain frequency down to DC and then remove all other signals by low-pass filtering.

The three essential elements of the digital receiver shown in Figure 1 are the local oscillator, the mixer and the filter — terms appropriately derived from their discrete analog circuitry counterparts in a traditional superhet radio. The local oscillator consists of a phase accumulator (an adder and a register) and a lookup table to generate digital quadrature sine and cosine signals.

The accumulator is clocked at the A/D converter’s sample clock frequency so that the local oscillator output sample rate matches the A/D sample rate. Frequency control is achieved by programming the phase increment for each clock.

The complex mixer consists of two digital multipliers that accept digital samples from the A/D converter and the local oscillator. They produce a complex representation of the input signal, which has been translated down by the frequency setting of the local oscillator. By appropriately tuning the local oscillator, any frequency band of interest can be centered at zero Hz.

The complex FIR low-pass filter accepts I and Q samples from the mixer. By judicious choices for coefficient values and the number of taps, it can implement a wide range of transfer functions, each with specific passband flatness, shape factor and stopband attenuation to reject unwanted signals outside the band of interest.

At the filter output, a decimation stage drops all but one of every N samples, consistent with the bandwidth reduction of the filter. This produces a complex baseband output suitable for subsequent signal processing tasks such as demodulation, decoding or storage. By suitable reordering and sign changing of the I and Q output components, a real representation of the signal is also available. A useful definition of the decimation factor is the ratio between the input sampling rate and the output bandwidth.

**Digital Receiver Types**

Digital receivers are divided into two classes appropriately named for the relative range of output signal bandwidths: wideband and narrowband. Digital receivers with minimum decimation ranges of 32 or more generally fall into the narrow-band category, and are extremely appropriate for extracting voice signals with bandwidths of several kilohertz from digitized input signals with bandwidths of several tens of megahertz. In these applications decimation factors can be 10,000 or higher.

Because the complexity of the FIR low-pass filter is proportional to the decimation factor (and inversely proportional to...
The bandwidth and a stopband attenuation of flat passband over 80% of the Nyquist. For a fixed filter characteristic with a decimation factors of 2, 4, 8, 16, 32, and receiver. It accepts A/D samples at rates up as an example of a popular ASIC wideband help us to look at the Graychip GC1012B they must be deployed judiciously. consume a significant portion of silicon, add operation. Since hardware multipliers of the FIR filter requires a multiply and an achieved by adding enough filter taps for stages where sampling rates are the highest. The desired filter response can only be achieved by adding enough filter taps for undecimated input samples, and each tap of the FIR filter requires a multiply and an add operation. Since hardware multipliers consume a significant portion of silicon, they must be deployed judiciously.

To better understand these issues, it will help us to look at the Graychip GC1012B as an example of a popular ASIC wideband receiver. It accepts A/D samples at rates up to 100 MHz and offers programmable decimation factors of 2, 4, 8, 16, 32, and 64. For a fixed filter characteristic with a flat passband over 80% of the Nyquist bandwidth and a stopband attenuation of 75 dB, the FIR filter requires 40 taps for a decimation factor of two. Since the filter is complex, this design, using a brute force approach, would require 80 hardware multipliers operating in parallel.

Even after incorporating some architectural efficiency, the number of multipliers is still substantial. In contrast, a narrowband receiver with a CIC decimation filter takes ample advantage of time-sharing of the FIR multipliers to reduce their number by at least a factor of eight.

**Wideband Receivers**

In order to achieve lower decimation factors, wideband receivers rely on the classical FIR filter implementation, just like the block diagram in Figure 1. However, wideband receivers require substantially more hardware than their narrowband counterparts. This is because they cannot rely on CIC filters for decimation in the first stages where sampling rates are the highest.

The desired filter response can only be achieved by adding enough filter taps for undecimated input samples, and each tap of the FIR filter requires a multiply and an add operation. Since hardware multipliers consume a significant portion of silicon, they must be deployed judiciously.

In implementing the design, the first problem was the 200 MHz input clock requirement. The available speed-grade FPGAs offered a maximum clock of 125 MHz for the multipliers and the DDS section. The solution was to split the DDS and mixer into two identical sections, each running at 100 MHz. The output of the A/D converter is then demultiplexed into two streams to match this rate, as shown in Figure 2.

Each DDS must deliver output sine and cosine samples at 100 MHz advancing by the same phase step each clock cycle. However, the output phase of one DDS must be offset by one half of this phase step to match the alternating sample sequence from the A/D converter. To accomplish this, an extra adder stage is required ahead of the sine/cosine lookup table for one DDS engine. The net result is that together, the two DDS engines generate alternate samples of an idealized 200 MHz DDS local oscillator. This arrangement preserves phase-continuous frequency switching for complex FSK or sweep sequences.

The FIR filter is also split into two complex FIR filters, one for each mixer output. Each filter section receives half the coefficients and calculates the taps assigned to the alternate sample stream it receives. The two filter outputs are added in an output combining stage to produce the final complex output.
The 16 receiver outputs are delivered to a Xilinx Virtex-II XC2V1000 FPGA (optionally, XC2V3000) which is factory configured to perform various modes of data packing, formatting and channel selection. The A/D outputs are also connected directly to the FPGA so that wideband A/D data can be delivered directly to the baseboard bypassing the digital receivers. An A/D decimation mode allows one of every N samples to be written into the FPGA memory, where N is an even integer between 2 and 4096.

Optionally available GateFlow™ FPGA Design Kits, allow the FPGA to be user-configured for implementing functions such as convolution, framing, pattern recognition or decompression.

Output Bandwidth

With a 100 MHz sample clock, the usable output bandwidth of each of the 16 receiver channels is 2.5 MHz. However, since the Model 7131 delivers parallel digital outputs from the GC4016 into the FPGA, users can take advantage of the GC4016 channel combining mode to join two or four receiver channels into a single channel with a resulting bandwidth of 5 or 10 MHz, respectively. This supports many of the new wideband wireless standards.

One conventional approach for implementing the delay line for the FIR is to use registers within the logic slices. For the decimate-by-64 mode, the number of filter taps is 1792, which results in an extremely inefficient utilization of the slices. Instead, the delay line is constructed from block RAM plus suitable addressing engines. As input samples enter the RAM, they are stored in a circular block with the newest sample replacing the oldest sample. The size of the block is adjusted to the number of taps for each decimation factor. Since this RAM is dual-ported, an output-addressing engine can efficiently pick the pairs of samples required to take advantage of the symmetrical filter coefficients.

Since all the math is performed with fixed-point engines, great care must be taken in scaling, rounding and defining word lengths. Although designed to work with a 12-bit A/D converter, provisions are made for 16-bit input samples to support other sources that can take full advantage of the dynamic range of the receiver. The mixer multipliers also accept 18-bit sine/cosine samples from the DDS and the outputs are rounded to 17 bits using a bias-free algorithm. When two of these 17-bit samples from the delay RAM are added, the 18-bit result matches the input of the tap multiplier. The filter accumulators are 42 bits wide to avoid overflow for intermediate results even though the final sum of products requires far fewer bits.

Summary

For heavily dedicated applications with only one decimation factor and fixed filter coefficients, many of the programmable features of this general-purpose design can be eliminated.

In general, FPGA-based digital receivers offer unprecedented flexibility in filter characteristics, dynamic range, sampling rates, and frequency switching features. They support the demands of new wideband communications standards such as those emerging now, or may be forthcoming in the future.

Pentek offers the industry's broadest software radio line. Look for Pentek's new GateFlow™ digital receiver coming soon. To be kept up-to-date on our FPGA and software radio products, go to: http://www.pentek.com/go/pipedswrf and select the FPGA and software radio buttons.
Model 7131 is a 16-channel multiband digital receiver PMC module. It attaches directly to PMC-compatible baseboards, such as the Pentek 4293 Octal C6000 VME board. The 7131 includes two 14-bit A/Ds and a Virtex-II FPGA for signal processing.

The Model 7131 accepts two analog RF inputs at +4 dBm full scale into 50 ohms on front panel SMA connectors.

Each of the two inputs operates at a maximum sampling rate of 80 MHz or, optionally, up to 105 MHz.

The sampling clock can be driven from an internal crystal oscillator, or from an external sample clock.

Digital Receivers

The 7131 includes four Graychip GC4016 quad multiband digital receiver chips. The maximum input sampling rate for the GC4016 is 100 MHz. Each device includes four independently tunable receiver channels capable of center frequency tuning from DC to f_s/2 where f_s is the sample clock frequency.

Each GC4016 accepts two 14-bit parallel inputs from the two A/D converters. A crossbar switch inside each GC4016 allows all 16 receiver channels on the board to select either of the two A/D inputs for flexible switching.

Synchronization

The front panel clock and sync bus allow one 7131 to act as a master, driving the sample clock out to a front panel cable bus using LVDS differential signaling.

Additional sync lines on the bus allow synchronization of the local oscillator phase, frequency switching, decimating filter phase, and data collection on multiple 7131’s.

Up to seven slave 7131 modules can be driven from the LVDS bus master, to support synchronous sampling and sync functions across all connected boards.