

New!

# Model 7652

# 32-Channel DDC with four 200 MHz, 16-bit A/Ds - PCI



### Features

- 32 channels of DDC in four banks of 8 channels
- Four 200 MHz, 16-bit A/Ds
- Independent 32-bit DDC tuning for all 32 channels
- DDC decimation from 16 to 8192 in steps of 8
- Bandwidths from 20 kHz to 10 MHz
- Common decimation factor within each DDC bank
- Different decimation factors between banks
- User-programmable 18-bit FIR filter coefficients
- Default filters offer 0.2 dB ripple and 100 dB rejection
- Power meters and threshold detectors
- LVPECL clock/sync bus for multiboard synchronization

### General Information

Model 7652 is a high-speed software radio half-length PCI board. It consists of one Model 7152 Quad A/D digitizer with a factory-installed high-performance 32-channel DDC IP Core mounted on a PCI carrier board. The Model 7652 attaches directly to computer motherboards with PCI bus slots. Front panel connectors are brought out on the rear panel.

### A/D Converter Stage

The front end accepts four full-scale analog RF or IF inputs on front panel SMC connectors at +8 dBm into 50 ohms with transformer coupling into four Texas Instruments ADS5485 200 MHz, 16-bit A/D converters. The digital outputs are delivered into a Xilinx Virtex-5 FPGA for routing, formatting and DDC signal processing operations.

### DDC Input Selection and Tuning

The Model 7652 employs an advanced FPGA-based digital downconverter engine consisting of four identical 8-channel DDC banks. Four independently controllable input multiplexers select one of the four A/Ds as the input source for each DDC bank. In this way, many different configurations can be achieved including one A/D driving all 32 DDC channels and each of the four A/Ds driving its own DDC bank.

Each of the 32 DDCs has an independent 32-bit tuning frequency setting that ranges from DC to  $f_s$  where  $f_s$  is the A/D sample rate.

### Decimation and Filtering


All of the 8 channels within a bank share a common decimation setting that can range from 16 to 8192, programmable in steps of 8. For example, with a sampling rate of 200 MHz, the available output bandwidths range from 19.53 kHz to 10.0 MHz. Each 8-channel bank can have its own unique decimation setting supporting as many as four different output bandwidths for the board.

The decimating filter for each DDC bank accepts a unique set of user-supplied 18-bit coefficients. The 80% default filters deliver an output bandwidth of  $0.8 * f_s / N$ , where N is the decimation setting. The rejection of adjacent-band components within the 80% output bandwidth is better than 100 dB.

Each DDC delivers a complex output stream consisting of 24-bit I + 24-bit Q samples at a rate of  $f_s / N$ . Any number of channels can be enabled with each bank, selectable from 0 to 8. Each bank includes an output sample interleaver that delivers a channel-multiplexed stream for all enabled channels within the bank.

### Power Meters and Threshold Detectors

The 7652 features 32 power meters that continuously measure the individual average power output of each of the 32 DDC channels. The time constant of the averaging interval for each meter is programmable up to 16K samples. In addition, 32 threshold detectors automatically send an interrupt to the processor if the average power level of any DDC falls below or exceeds a programmable threshold. ➤



### ► Output Multiplexers and FIFOs

Four output MUXs can be independently switched to deliver either A/D data or DDC data into each of the four output FIFOs. This allows users to view either the wideband A/D data or the narrowband DDC data, depending on the application.

Each of the output FIFOs operates at its own input rate and output rate to support different DDC decimation settings between the banks and efficient block transfers to the PCI-X bus.

### Clocking and Synchronization

The architecture includes a flexible timing and synchronization circuit that allows the A/Ds to be clocked by internal or external clock sources and a multiboard timing bus. The timing bus includes a clock, a sync, two gate or trigger signals and a PPS signal. The timing bus can be driven by an internal crystal oscillator, a front panel reference input or the LVPECL bus.

A front panel 26-pin LVPECL Clock/Sync connector allows multiple boards to be synchronized. In the slave mode, it accepts differential LVPECL inputs that drive the clock, sync, gate and PPS signals for the internal timing bus.

In the master mode, the LVPECL bus can drive the timing signals for synchronizing multiple boards. Up to three 7652s can be driven from the LVPECL bus master, supporting synchronous sampling and sync functions across all connected boards. More boards can be synchronized with an external clock and sync generator.

### PCI-X Interface

The Model 7652 includes an industry-standard interface fully compliant with PCI-X bus specifications. The interface includes four separate DMA controllers for efficient transfers to and from the board.

Data widths of 32 or 64 bits and data rates of 33, 66 and 100 MHz are supported.

### Specifications

#### Front Panel Analog Signal Inputs

**Input Type:** Transformer-coupled, front panel female SMC connectors

**Transformer Type:** Coil Craft WBC4-6TLB

**Full Scale Input:** +8 dBm into 50 ohms

**3 dB Passband:** 300 kHz to 700 MHz

#### A/D Converters

**Type:** Texas Instruments ADS5485

**Sampling Rate:** 10 MHz to 200 MHz

**Internal Clock:** 200 MHz crystal osc.

**External Clock:** 10 to 200 MHz

**Resolution:** 16 bits

**A/D Data Reduction Mode:** Data from the A/Ds can be decimated by any value between 1 and 4096

**Clock Sources:** Selectable from onboard crystal oscillators, external or LVPECL clocks

#### External Clocks

**Type:** Front panel female SMC connector, sine wave, 0 to +10 dBm, AC-coupled, 50 ohms

**Sync/Gate Bus:** 26-pin connector, clock/sync/gate/PPSinput/output LVPECL bus; one gate/trigger and one sync/PPS input TTL signal

#### Field Programmable Gate Array

**Processing FPGA:** One Xilinx Virtex-5 XC5VSX50T; optional FPGAs include: XC5VLX50T, XC5VSX95T, and XC5VLX155T

**Interface FPGA:** One Xilinx Virtex-5 XC5VLX30T dedicated to the PCI interface in the standard unit; optional FPGA: XC5VSX50T

#### PCI Interface

**PCI-X Bus:** 64-bits, 100 MHz and 64- or 32-bits at 33 or 66 MHz

**DMA:** 4 channel demand-mode and chaining controller

**Local Bus:** 64-bit, 66 MHz

#### Environmental

**Operating Temp:** 0° to 50° C

**Storage Temp:** -20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond.

**Size:** Standard half-length PCI board

### Ordering Information

Model	Description
7652	32-Channel DDC with four 200 MHz, 16-bit A/Ds - PCI


#### Options:

-732	Two-slot heat sink
------	--------------------

Contact Pentek for available options.


A/D Performance

Spurious-Free Dynamic Range




$f_{in} = 70 \text{ MHz}, f_s = 200 \text{ MHz}, \text{ Internal Clock}$

Spurious Pickup




$f_s = 200 \text{ MHz}, \text{ Internal Clock}$

Input Frequency Response




$f_s = 200 \text{ MHz}, \text{ Int. Clock}$

Two-Tone SFDR




$f_{in1} = 30 \text{ MHz}, f_{in2} = 70 \text{ MHz}, f_s = 200 \text{ MHz}, \text{ Int. Clock}$

Adjacent Channel Crosstalk



$f_{in} = 70 \text{ MHz}, A_{in} = 0 \text{ dBFS}, f_s = 200 \text{ MHz}, \text{ Int. Clock}$

Phase Noise at 70 MHz



$f_s = 200 \text{ MHz}, \text{ Int. Clock}$