



Model 74610 Model 73610



### General Information

Models 72610, 73610 and 74610 are members of the Cobalt® family of high-performance CompactPCI boards based on the Xilinx Virtex-6 FPGA. They consist of one or two Model 71610 XMC modules mounted on a cPCI carrier board.

Model 72610 is a 6U cPCI board while the Model 73610 is a 3U cPCI board; both are equipped with one Model 71610 XMC. Model 74610 is a 6U cPCI board with two XMC modules rather than one.

These models include one or two general-purpose connectors for application-specific I/O.

### The Cobalt Architecture

The Pentek Cobalt Architecture features Virtex-6 FPGAs. All of the board's data and control paths are accessible by the FPGA, enabling factory-installed functions for data flow and memory control. The Cobalt Architecture organizes the FPGA as a container for data processing applications where each function exists as an IP (intellectual property) module.

Each member of the Cobalt family is delivered with factory-installed applications ideally matched to the board's interface. The factory-installed functions of these models include 32-bit acquisition and generation IP modules, to support either input or output functions, respectively.

IP modules for DDR3 SDRAM memories, controllers for all data clocking, a test

signal generator, and a PCIe interface complete the factory-installed functions and enable these models to operate as complete turnkey solutions without the need to develop any FPGA IP.

### Extendable IP Design

For applications that require specialized function, users can install their own custom IP for data processing. Pentek GateFlow FPGA Design Kits include all of the factory-installed modules as documented source code. Developers can integrate their own IP with the Pentek factory-installed functions or use the GateFlow kit to completely replace the Pentek IP with their own.

### Xilinx Virtex-6 FPGA


The Virtex-6 FPGA can be populated with a variety of different FPGAs to match the specific requirements of the processing task. Supported FPGAs include: LX130T LX240T, or SX315T. The SXT part features up to 1344 DSP48E slices and is ideal for modulation/demodulation, encoding/decoding, encryption/decryption, and channelization of the signals between transmission and reception. For applications not requiring large DSP resources, one of the lower-cost LXT FPGAs can be installed.

Option -104 provides 20 LVDS pairs between the FPGA and the J2 connector, Model 73610; J3 connector, Model 72610; J3 and J5 connectors, Model 74610. ➤

### Features

- 32 or 64 bits of LVDS digital I/O
- One or two LVDS clocks
- One or two LVDS data valid
- One or two LVDS data suspend
- Supports LXT and SXT Virtex-6 FPGAS
- One or two DMA controllers move data to and from system memory
- Up to 2 or 4 GB of DDR3 SDRAM
- Optional LVDS connections to the Virtex-6 FPGA for custom I/O to the carrier board

Block Diagram, Model 72610  
Model 74610 doubles all resources except the PCI-to-PCI Bridge



### ► Acquisition IP Module

These models can be configured for digital input mode by the setting of a jumper. In this case, the board accepts input data Clock and input data Valid signals. This supports a continuous input Clock with data accepted only when the Data Valid line is true. The board can optionally generate a Data Suspend output signal indicating that these models are no longer capable of accepting data. The board accepts 32 bits from the front panel connector or from an on-board test signal generator.

Each IP module has an associated memory bank for buffering data in FIFO mode or for storing data in transient capture mode. Memory banks are supported with DMA engines for easily moving input data through the PCIe interface.

### Generation IP Module

These models can be configured for digital output mode by the setting of a jumper. In this case, the board generates output data Clock and output Data Valid signals. This supports a continuous output Clock with data valid only when the Data Valid line is true. The board can optionally accept a Data Suspend input signal to halt data generation when the destination device is no longer capable of accepting data.

A linked-list controller allows users to generate 32-bit digital words out through the front panel LVDS connector from tables stored in either on-board or off-board host memory. Parameters including length of table, delay from software trigger, table repetition, etc. can be programmed for entry. Up to 64 individual link entries can be chained together to create complex output patterns with minimum programming.

### PCI-X Interface

These models include an industry-standard interface fully compliant with PCI-X bus specifications. The interface includes multiple DMA controllers for efficient transfers to and from the board. Data widths of 32 or 64 bits and data rates of 33 and 66 MHz are supported. Model 73610: 32 bits only.

### Memory Resources

The hardware architecture supports up to four or eight independent 512 MB memory banks of DDR3 SDRAM. The board is always configured with 1 GB of memory (Banks 1 and 2).

In addition to the factory-installed functions, custom user-installed IP within the FPGA can take advantage of the memories for many other purposes. For customers who need more memory to support their IP, Banks 3 and 4 can be optionally added for a total of 2 GB of DDR3 SDRAM for Models 72610 and 73610 or a total of 4 GB for Model 74610.

### Specifications

**Model 72610 or Model 73610: Single LVDS Digital I/O**

**Model 74610: Dual LVDS Digital I/O Front Panel Input/Output (1 or 2)**

**Data Lines:** 35 LVDS differential pairs (32 pairs supported in factory-installed functions), 2.5 V compliant

**Clock:** One LVDS differential pair, 2.5 V compliant

**Data Valid:** One LVDS differential pair, 2.5 V compliant

**Data Suspend:** One LVDS differential pair, 2.5 V compliant

**Field Programmable Gate Array (1 or 2)**

**Standard:** Xilinx Virtex-6 XC6VLX130T

**Optional:** Xilinx Virtex-6 XC6VLX240T, or XC6VSX315T

**Custom I/O**

Option -104 provides 20 LVDS pairs between the FPGA and the J2 connector, Model 73610; J3 connector, Model 72610; J3 and J5 connectors, Model 74610

**Memory Banks (1 or 2)**

**Standard:** Two 512 MB DDR3 SDRAM memory banks (1 and 2), 400 MHz DDR

**Option 165:** Two 512 MB DDR3 SDRAM memory banks (3 and 4), 400 MHz DDR

**PCI-X Interface**

**PCI-X Bus:** 32 or 64 bits at 33 or 66 MHz  
Model 73610: 32 bits only

**Environmental**

**Operating Temp:** 0° to 50° C

**Storage Temp:** -20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond.

**Size:** Standard 6U or 3U cPCI board

### Ordering Information

#### Model Description

72610	Single LVDS Digital I/O with Virtex-6 FPGA - 6U cPCI
73610	Single LVDS Digital I/O with Virtex-6 FPGA - 3U cPCI
74610	Dual LVDS Digital I/O with Virtex-6 FPGAs - 6U cPCI

#### Options:

-062	XC6VLX240T
-064	XC6VSX315T
-104	LVDS I/O between the FPGA and J2 connector, Model 73610; J3 connector, Model 72610; J3 and J5 connectors, Model 74610
-155*	Two 512 MB DDR3 SDRAM Memory Banks (Banks 1 and 2)
-165	Two 512 MB DDR3 SDRAM Memory Banks (Banks 3 and 4)

\* This option is always required